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ABSTRACT
Design of each system component is described. Emphasis is placed on
functional requirements unique in this system, including data bus communication,
data bus transmitters and receivers, and ternary-to-binary torquing decision logic.
Mechanization drawings are presented.
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1.0 INTRODUCTION
This document forms part of the final report on the Space Shuttle Avionics
Multiple IMU System, NASA/MSFC Contract NAS8-27624.
The contract was originally awarded to the Charles Stark Draper Laboratory
on July 7, 1971. The initial twelve month effort was devoted to the study and definition
of failure detection and isolation (FDI) requirements for a multiple gimballed system.
It also addressed prelaunch requirements for calibration, ground alignment and
gyrocompassing as well as an inertial navigator. Under this task, a preliminary
test plan was formulated around the demonstration of FDI development using three
redundant KT-70 IMUs and a single 4 -CP2 computer. In interim report covering
this work phase (R-733, Space Shuttle Avionics a Redundant IMU On-Board Checkout
and Redundancy Management System) was published in September, 1972.
This contract was amended in June, 1972, to add several additional tasks.
Detailed electronic design of all system units was to be accomplished. These interface
units would be assembled and their designs verified. An integrated, redundant IMU
system would be demonstrated and delivered to NASA/MSFC. Software for this
system was. also specified. Deliverable software included ground alignment and
gyrocompassing, an inertial navigator and a full regime of FDI programs (Tape 1).
A multi IMU calibration program was also required (Tape 2).
This final report is organized into four volumes which will present in detail
all activity under the extension of the original contract which was approved on 3
August, 1972. This extension provides development of both hardware interfaces
and software coding for a laboratory demonstration of this redundant IMU system
based upon three KT-70 IMUs and a single 47r-CP2 computer.
The four volumes described analytical and developmental activities, hardware
design, software design, and a system test plan. Each volume is described briefly
below.
Volume I-Multiple IMU System Development
A review of the contract is presented. Analytical work and digital simulations
defining system requirements are fully described. Failure detection and isolation
algorithms are derived.
1
Volume II-Multiple IMU System Hardware Interface Design
Design of each system component is described. Emphasis is placed on functional
requirements unique in this system, including data bus communication, data bus
transmitters and receivers, and ternary-to-binary torquing decision logic. Mechani-
zation drawings are presented.
Volume III-Multiple IMU System Software Design and Coding
Design of system software is explained. Both individual routines and their
interplay are described. Executive routines, ground alignment, gyrocompassing,
navigation and calibration routines are presented and described using flowcharts.
Failure detection and isolation algorithms and system reconfiguration procedures
are also presented and described with flowcharts.
Volume IV-Multiple IMU .System Test Plan
Operating procedures for this redundant system are described. A test plan
is developed with two objectives. First, verification of the hardware and software
delivered is demonstrated. Second, applicability of multiple IMU systems to the
space shuttle mission is shown through detailed experiments with FDI algorithms
and other multiple IMU software: gyrocompassing, calibration, and navigation.
Gimbal flip is examined in light of its possible detrimental effects on FDI and
navigation.
1.1 Introduction to Volume II
Volume II, Multiple IMU System Hardware Interface Design, of this report
draws together a comprehensive description of the hardware designed and delivered
by CSDL under contract NAS8-27624.
The system developed under this contract employs three off-the-shelf Singer
Kearfott KT-70 IMUs operating under the control of a single IBM 4T-CP2 computer.
CSDL designed and built all other system components. Brief descriptions of the
IMU and the computer, each with their ancillary equipment, are presented in Chapters
2 and 3.
Chapter 4 comprises a description of the test area and facility at NASA/ MSFC.
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CSDL designs are then discussed in detail. The processor interface unit is
described in Chapter 5. Chapter 6 discusses the data bus. Chapter 7 discusses
the IMU interface unit. The system's power distribution system is described in
Chapter 8.
1.2 System Overview
An idea of the overall system designed may be gained by examining Figure
1-1, System Interconnect Diagram. Although only a single IMU string is shown, all
other components are in place.
The salient hardware feature of this design is the use of a serial data bus
(operating at 10IMHz) for Computer/ IMU communications. The IBM 4-CP2 computer
is interfaced to four bus destinations through a processor interface unit (PIU).
Computer/PIU communication utilizes parallel- transfer. The PIU encodes and
decodes data bus traffic for the computer, routing it as required. It also serves
as an I/O buffer for the computer, which cannot operate at the required bit rate.
Consequently, a First In First Out memory is incorporated in the PIU to compensate
for the disparate data rates.
Three of the bus addresses are IMU interface units (IUs), and the serial bus
is used. The fourth destination is an HP2116B computer, an integral part of the
test laboratory's SSCMS test facility (described below). Although the 4n-CP2 sees
this connection as another equivalent data bus address, the PIU simply routes HP
communications onto a parallel bus. No encoding is required.
All communications links are bidirectional.
The IMU and its adaptor power supply are connected through the IU, allowing
computer control over several functions left automatic in the normal Kearfott system.
In addition, the IU has 14 bit synchro-to-digital converters for the roll, pitch and
azimuth axes, gyro torquing logic and AV accumulators. It carries a bus receiver/
transmitter, and acts to decode commands and encode demanded data for the PIU.
The chapters Which follow comprise detailed descriptions of each system
component.
3
uL W4 1
IJ1 UJO1 -
z To HP2116B
W2 0 SSCMS
1J2 UJ02 UJ10 TJ1
,, Table Slip Rings
W1 IMUIJ3 UJ03 1JTJ2
- Test Points
!J4
tW11 WJ1
z U.II WJ2 mWJ3
W8 IMU Power
AJ1 UJO4 0
< WJ4
W9 c-
AJ2 UJ05
z W12
W3 W15
AJ3 UJ06 PJ1 PJ6 CJ5
PJ2 C1W5 W13 W16 aPAJ52CJ7
AJ5 UJ07 UJ12 PJ3 a PJ7-I -- CJJ7 
Oa. Data Bus PJ4
< JW6
AJ6 W6 UJ08 PJ5 PJ8
W7 Digital
AJ4 UW14 Link W17
9 UJ13 4HJ1 2 Display Synch LineUJ13
AJ7 W18 HP2116B
GIMBAL ANGLE
DISPLAY
Figure 1-1. System Interconnect Diagram.
2.0 IMU AND ADAPTOR POWER SUPPLY
This redundant IMU system was designed to employ three off-the- shelf Singer
Kearfott KT-70 (AN/ASN-90) IMUs and their Adapter Power Supplies (APS).
Although these units are fully described elsewhere, a brief review is presented
here 1 , 2
2.1 Physical Characteristics
The KT-70 IMU carries afour-gimballed platform containing two two-degree-
of-freedom dry, flexure-mounted wheel gyros and a single- and a two-degree-of-
freedom dry flexure accelerometer. The redundant gyro axis is slaved to null.
Three gimbal axes hold single speed synchros. The outer roll is slaved to the
inner (redundant) so that the inner roll angle is nulled, and pitch/azimuth gimbal
orthogonality is assured. Gimbal angle outputs are considered accurate to + 2 min
lo.
Integrated circuits are employed in the electronics where applicable. Moding
is controlled by relays, however, driven by discretes from the APS. (Some moding
control.has been assumed by the computer in this' system implementation.)
Accelerometer output pulses represent quantized decrements of integrated
rebalance current, and are asynchronous in nature. There are two computer
controllable gain settings. The IMU's electronics also includes BITE circuitry.
Gyros may be torqued either digitally, at 0.4 s'c/pulse and at a maximum
rate of 80 0 /hr, or by analog signals. The azimuth axis may be analog torqued at
1.50/s (5400 0 /hr), while pitch and roll gyros may be torqued at 0.50/s (1800 0 /hr).
The APS draws 115v, 3 phase, 400 Hz power from an external source, and
provides all DC and AC levels required by the IMU. A battery pack mated to the
APS provides transient protection. The APS also contains a sequencer which
automatically controls turn on and moding of the IMU in response to application of
power.
Physical properties are listed in Table 2-1, KT-70 Physical Characteristics.
Table 2- 2,Maximum Acceptable Dynamic Inputs, lists limits on operational environ-
ments. KT-70 IMU Functional Diagram appears as Figure 2-1.
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Figure 2-1. KT-70 IMU Functional Diagram
Table 2-1 . KT-70 Physical Characteristics
CHARACTERISTIC IMU APS TOTAL
Volume (in 3 )  650 1000 1650
Weight (ibs) 19 40 59
Avg. Power (va) 70 120 120
Peak power (va) 130 210 210
Turnon Power (va) 830 910 910
Including battery pack.
Table 2-2. Maximum Acceptable Dynamic Inputs
ANGULAR ANGULAR SPECIFIC
AXIS RATE (0/s) ACCELERATION (/s 2 ) FORCE (g)
Roll ± 300 ±1500
Pitch ±60 (<700) 200
±35 (70-1100)
Azimuth ±200 + 200
X -10
Y - -10
Z ±- -10
2.2 Modes of Operation
In this system, only one of the built in modes of the KT-70 is enabled.
Specifically, automatic turnon and vertical erection moding in response to power
on is used. All further moding of the IMU is performed using closed loop programs
under computer control.
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3.0 IBM 4n-CP2 COMPUTER AND ANCILLARY EQUIPMENT
The computer employed in this system is an IBM 41-CP2 general purpose
computer with auxilliary memory. External control and I/O is accomplished through
use of a Field Operating Unit (FOU).
3.1 Field Operating Unit.1,2
The FOU is designed to afford a means of testing the 41-CP2 computer, or of
controlling its operation and I/O. This instrument is equipped with a typewriter,
paper tape reader and paper tape punch.
Computer control functions available through the FOU include starting/ stopping
execution, displaying or loading given memory locations and registers and observing
the machine's status. CPU control can also be exercised by automatic stops at
given instructions, or manual stepping through programs.
When the tape reader is used to load the computer, as in this system, the
FOU serves to verify the load.
3.2 4-CP2 Computer and Auxiliary Memory 3' 4
The 41-CP2 is a general purpose, stored program, parallel, fixed point, binary
computer. The unit stores 8K 32 bit words (or 16K 16 bit words). Auxiliary Memory's
capacity doubles this figure.
Memory cycle time is 2.5 us. Typical instruction times are:
Add 3.8 us
Multiply 18.1 us
Divide 46.3 us
In this usage, the computer is configured for externally controlled input and
output. That is, the processor interface unit controls all data transfers. I/O rates
are 60K words/s.
Discrete in bits are also used, one example being the input parity error bit
(IPE2) generated at the PIU. Computer cycle times are determined by an external
interrupt driven by the PIU's 10 MHz master oscillator.
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Instructions operating on both full (32 bit) and half (16 bit) words are available.
Instructions may be storage protected.
There is one dedicated index register in the CPU. Additionally, two "soft"
index registers are set up in main storage.
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4.0 SYSTEM TEST FACILITY
The laboratory demonstration multiple IMU system is to be tested at NASA/
MSFC, using a highly flexible, computerized test facility originally developed for
NASA/ERC. The Strapdown System Control and Monitor Station (SSCMS) provides
the ability to monitor the redundant system and control its dynamic environment.1,2
The SSCMS' HP2116B computer is used to control the 36" Goerz test table 3 ' 4 and
collect data in real time. The facility also includes magnetic tape storage, a line
printer and a plotter, all used in testing this system.
The Goerz table rotary axis is computer controllable (by the HP2116B) with
respect to both rates and positions. Pure slews, ramp rates and sinusoidal
oscillations about the table's rotary axis may be commanded, and may be superim-
posed. Oscillatory capabilities are limited by servo characteristics dominated by
the mass of the table plate and the redundant system mounted on it. Estimated
excursions attainable are 100 p-p at 1 Hz, falling off at approximately 40 db/decade
for higher frequencies. Readout accuracies with the table in motion are approximately
10-4 degrees at low rates, with accuracies degrading to about 10 -1 degree at rates
greater than 100/s.
A test point harness has been built to connect each IU's analog test point
signals to the SSCMS using the table's sliprings. These signals, as listed in Appendix
A of Volume IV of this report, CSDL Avionics Memo #74-3, Analog Test Point
Listing for the Laboratory Demonstration Multiple IMU System, could be displayed
and recorded at the SSCMS. The signals would be processed by digital voltmeters,
ohmeters, ammeters and frequency counters, with sequencing and probable ranges
controlled by the HP2116B computer.
The digital downlink from the 4n-CP2 tothe HP2116B, using the formats shown
in Appendix B of Volume IV, is exercised every 0. 2s in all system operational phases.
(The formats are also displayed at the FOU typewriter at a lower update rate.)
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5.0 PROCESSOR INTERFACE UNIT
The processor interface unit (PIU) is the interface between the 47-CP2 computer
and the four data bus addresses. It functions to encode and decode communications
for the computer, and to serve as an I/O buffer. Parallel data transfers, at 60K
words/second, are used between the computer and the PIU. Data transfers to one
bus address (the HP2116B), are accomplished by a parallel bus at low rate. The
other addresses are reached by a 10MHz serial data bus.
5.1 Overview of PIU Functions
An overview of the functions and functional units of the PIU may be gained
from PIU Functional Drawing, Figure A-2.
Four tasks are assigned to the PIU: IMU write, IMU read, HP write, HP
read. To perform them, the PIU is required to encode and decode data bus
communications, perform master timing for the system, including both computers,
and control 47-CP2 I/O.
The PIU's 10 MHz master oscillator provides all timing for the system, from
the 10 MHz bus clock to the 50 Hz minor cycle control. The 10 MHz pulse train
drives a nine bit (eighteen state) Johnson counter which provides the timing pattern
required for data bus encoding and decoding. It also provides the clock for the
finite state controller.
The finite state controller directs the PIU in carrying out its assigned tasks.
It will be discussed in Section 5.3.
The function register (F) receives instructions from the computer, under
direction of the finite state controller, defining tasks to be performed. Its bit pattern
largely determines the actions of the finite state controller.
F Register Bit Assignments are presented in Table 5-1. They include the
data bus address to be written to or read from, READ/WRITE, PIU TEST/NOTEST,
SYNC/NOSYNC and the word count.
Similarly, the address register (A) is loaded by the computer in response to
controller commands, indicating the starting data address in the 47r-CP2 to be written
out of or read into.
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TABLE 5-1. F REGISTER BIT ASSIGNMENTS
Bit Function if true
16 Bus Address (see below)
15
14 READ = WRITE
13 SYNC = NOSYNC
12 TEST = NOTEST
11
10 Not Used
9
8
7
6
5 Word Counter (all true = WORDO)
4
3
2
1 J
Bus Address: Bits Address
16 15
0 0 HP = IMU
0 1 IMU1
1 0 IMU2
1 1 IMU3
Also shown in the functional drawing there is a three word deep First In First
Out (FIFO) memory. This memory is used in all PIU/IU I/O, again under control
of the state controller. In one task, as an example, IMU write, the three words are
loaded with a two or three word message, which is transmitted on command of the
controller. Each word is loaded into word 1, and is rolled to the next location as
the following word is loaded. The contents of FIFO memory are then encoded and
transmitted in sequence. That process is more fully described in Chapter 6, DATA
DATA BUS DESIGN. FIFO memory is required to buffer I/O as bus transmissions
are 1.8 us/word long while computer/PIU parallel transfers require 16.7 us/word.
12
5.2 Physical Description of the PIU
The PIU is a rack mounted unit. It carries two control switches, a push-button
ABORT, which functions to reset the finite state machine to state 0 and to issue
a discrete interrupt to the computer (DINT 3), causing a restart, and a switch which
sets a bit of the computer's discrete input register, causing transition from
gyrocompassing tonavigation. The ABORT switch is physically located at the FOU.
The rear panel of the PIU holds connectors for the 47r-CP2/PIU and HP2116B/
PIU parallel interfaces, and the three data buses. A coax connector is used for the
timing interface with the HP2116B, and there is a single power connector. Each is
shown on the marked photograph in Appendix B, PIU Mechanical Design.
Also indicated in the photograph are the ± 15 VDC supply 1 (required for the
bus receiver) and the 10MHz master oscillator. 2 Data bus drivers and receivers
are indicated. 5 VDC logic power is provided by the power distribution panel.
The PIU employs TTL logic in standard 14- and 16-pin dual-inline-pack
integrated circuits. DipStick 3 mounting hardware has been selected. Its advantages
over competing designs include r-f shielding, a unique power and dc ground bus
layout and built-in test points for each DIP pin. A board capable of holding 200
DIPs used.
5.3 Finite State Controller
The read/write tasks assigned to the PIU are directed by a Finite State
Controller (Figure 5-1). With inputs from the function register and timing signals,
distinct paths are traced out in the controller's state space. Each path represents
a task or a branch on some condition.
The controller has the property of being either in one state or another.
Asynchronous events either arrive in time to affect a transition (that is, before the
leading edge of the 900 ns clock) or they are in time for the next clocked transition.
Some events are externally synchronized to be out of phase with the state switching
clock, i.e., to occur during some state.
Initially, the controller is waiting in state 0. On receiving a start command
from the 47-CP2 (DOT 1), the controller advances to the next required state, staying
in it until that state's output conditions are met. Then, on the next clock pulse, the
controller advances to the next required state for the chosen path. Each state entails
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Notes
(1) STATE NUMBERS
ARE IN OCTAL
(2) + = OR
0 = AND
DOT1
14
TIMEO CK
P=M
13 P=IMU 11
CK HP=IMU
in HPCMD 19 HP*TIMEO
CK*WORDO
ACK
LLEMP HPCMD +ALLEMP
3FUL*IMU)
16 2 READHPCMD 3 I
ALK-WORD- (WRITE + ACK WORD
IMU) (READIMU)) 3FUL2FU ALLEMP
.ACKC
WORDO* 6 7 15HP)
(ACK* (HPCMD +
WORDO) IMU-1EMP) ACK*TEST
HP*TIMEO -WRITE ACK*NOTEST
4 5
READ*1EMP
Figure 5-1. Finite State Controller (State Space).
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performing a specific function, and is exited on predetermined conditions. A 900
ns (1.1 MHz) clock is used.
As stated above, four tasks were envisioned: IMU write, IMU read, HP write
and HP read. The last of these, HP read, was, in fact, not implemented in the
delivered hardware. Its path through the controller will be discussed, however,
for completeness. One additional path, a computer test of the PIU's FIFO memory,
is also discussed.
Several terms used in discussions of these tasks should be defined. These
are:
Clock and ACK: the finite state machine is driven by a 900ns pulse train
("clock"), which is used to cause exit from many of the states. These
states entail actions within the PIU only, and require times small
compared to 900ns. States which involve I/O transfers between the
41-CP2 and PIU require aminimum of 16.7us - the single word transfer
time - and thus require another timing signal. The signal chosen is
the computer-originated transfer complete acknowledge (ACK).
DOT 1: 41-CP2 discrete output, used, in this application, to cause start of
finite state machine processing.
TIMEO: time out condition for the return acknowledgement on transfers to
the HP2116B. When HPFLAG request is issued, it starits a timer. If
the acknowledging signal (HPCMD) is not received in time, TIMEO is
issued and an error return to state 0 occurs. (Without this safeguard,
the machine could hang up awaiting HPCMD, such as if the HP2116B
were off.) The error return sets a discrete to the 4r-CP2.
ECI and ECO: I/O of the 47-CP2. In this application, externally-(PIU-)
controlled transfers are used.
The addresses given for ECI/ECO in the discussions of paths through the
finite state machine are relative to location 0800 hex. That is, address = 1 implies
reading location 0801.
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5.3.1 IMU Write Task
The IMU write (or Command) path passes through these states:
0 -- 14 -1 1 -- 12-*2 - 6 V4
16)
State Action
0 Wait in IDLE for DOT1 (start command from 47-CP2). On DOT1, go to
14.
14 Do ECO to load F register (address=0). On acknowledge (ACK) go to
11.
11 Examine bus address in F register. Find IMUi true, i.e., bits 16 and
15 read as a binary number equal i 2 . On clock, go to 12.
12 Do ECO to load A register (address=l). Upon ACK, go to 2.
2 Examine bit 14 of F. As WRITE is true, go to 6 on clock.
6 Do ECO (address=A), loading word 1 of FIFO memory with one word
from core address A. Wait for ACK. Then, if the word count (F register
bits 1-8) is non-zero, go to 4. Otherwise, go to 16.
4 Increment the word count and A by one. Wait for IEMP; i.e., notice
that word one of FIFO is empty, and then go to 6. Processing of the
6 4 loop will continue until the word count is zero and the controller
enters state 16.
16 Initiate the transfer to the IMU. FIFO is read out serially, one word at
a time, and its contents are encoded and transmitted. On ALLEMP, or
FIFO empty, go to 0.
IMU write messages are tabulated and explained in Chapter 7. They
include the slew and moding command, gyro torquing command, and a Request
Accelerometer Update (RAU) command. This command does not carry any data.
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5.3.2 IMU Read Task
The IMU read task (data demand) uses this path:
0-14--11-12-2--*6-4-5-15 -1' -3
Processing up to the transition to state 2 is identical with that of the IMU write
task. This is because the read process (discussed in detail in Chapter 7) requires
telling the IU what data is required, which is done by writing that information to
the IU.
State Action
2 There are two conditions causing transfer from 2 to 6. These are WRITE
is true, as in the IMU WRITE task, or READ and IMU are true, as in
this task. Therefore, on clock, go to 6.
6 Do ECO (address=A), loading FIFO memory with the B word. (The B
word is a part of the bus message, which is explained in the next chapter.)
As the word count is nonzero, on ACK go to 4.
4 Increment the word count and A. Wait for 1EMP. As READ is true,
exit to 5.
5 Do ECO (address=A as incremented), loading FIFO memory with the C
word. (The C word also is part of the bus message. See the following
chapter.) Upon ACK, as NOTEST is true, go to 15.
15 Initiate the transfer to the IMU. Wait for ALLEMP (transfer complete),
and go to 1. Increment A and the word-count. Wait for 3FUL (FIFO
loaded with at least one data word from the IMU) and on it go to 3.
3 Initiate ECI to address=A (as incremented). Wait for ACK. Then, if the
word count is non-zero, go to 1. Otherwise, go to 0. The 1 3 loop
will be processed until all desired data is transferred, as indicated by
WORDO or word count equal to zero.
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5.3.3 HP Write Task
The HP write (downlink) path passes through these states:
normal return
0--14 -11--13-- a 10 -12 -2 - 6 4
error returns
Two error return paths are indicated in the HP write procedure, both caused by
TIMEO. It might be felt that with the high number of words to be transferred over
the downlink (up to sixty-four 16 bit words in the delivered formats), there was
some possibility of exceeding allowable time for the transfer. In practice there is
no problem. In minor cycles including HP writes, the three IMUs are given their
gyro pulse torquing commands first (see Chapter 7, INTERFACE UNIT), which
involves three IMU write tasks. The downlink is then entered immediately. Downlink
times are dominated by the 16.7us 47T-CP2/PIU transfer time. Sixty-four words
require 1.07ms or 5.40%0 of the minor cycle time.
State Action
0 Wait in IDLE for DOT1. On DOT1, go to 14.
14 Do ECO to load F (address=0). On ACK, go to 11.
11 As HP is true, on clock go to 13.
13 Do ECO (again with address=0), to transfer the F word to the HP. On
ACK, go to 10.
10 Wait for HPCMD. Upon receiving the F word, the HP2116B will issue
CMD, indicating readiness to receive formatted data. If HP and CMD
are true, HPCMD is formed. If the HP2116B does not answer, TIMEO
will eventually cause an error return to 0 without the write task's having
been done. On HPCMD, go to 12.
12 Do ECO to load A (address=l). Upon ACK, go to 2.
2 Write is true. Therefore, on clock, go to 6.
6 Initiate ECO (address=A), using the parallel transfer to the HP2116B.
FIFO memory is not used. Wait for ACK. On ACK, if the word count
is zero, return to 0. Otherwise, go to 4.
4 Increment the word count and A by one. If TIMEO occurs, there will be
an error return to 0. Otherwise, on clock, go to 6. The 6,Q4 loop will
be processed until one of two return conditions is met: normal return
6-0 on word count=0 or 4--0 on timing out.
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5.3.4 HP Read.
The HP read (uplink) task was envisioned as a rapid way to change resident
coding in the 4~-CP2, such as in changing compensation parameters. This task
was not implemented in the delivered system. Its path would have been:
normal return
0 -- 14 -11 -- 13--10--12 -- 2--3~ 1
error returns
Processing through to the transfer to state 2 would be identical with that of the HP
write task. Then:
State Action
2 As READ and HPCMD are true, on clock, go to 3.
3 Receive word from the HP2116B. Do ECI to address=A. Wait for ACK.
If the word count still to be received is zero, go to 0. If the word count
is non-zero go to 1.
1 Increment the word count and A by one. If TIMEO is true, return to 0
(error return). Otherwise, on clock go to 3. The 3-1 loop is processed
until all data is received (3-.0 normal return) or time runs out (1-0
error return).
5.3.5 FIFO Memory Test Task
The FIFO memory test task is similar to the IMU read task, except that no
data is transferred to either an IMU or the HP2116B. The path is:
0-- 14 -+11 12-- 2--6-4 -5 - 7--1 3
normal return
This is identical with the IMU read task, except that, as TEST is true, state 15 is
bypassed and no bus transmissions occur. ECIs performed at 3 read the same
data delivered to the PIU back to the 47-CP2 for comparison in the order they
were originally written out. In effect, then, the test determines that ECO, the FIFO
memory and ECI are all functioning.
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6.0 DATA BUS DESIGN
CSDL has designed the laboratory demonstration redundant IMU system to be
compatible with the NASA/MSFC Type II Data Bus Terminal (DBT) as defined by
Document 50M16240, Revised July 17, 1972. The following sections of this chapter
describe the data bus, coding and message formats and the bus transmitter and
receiver designed as part of this effort.
6.1 Data Bus
The bidirectional data bus envisioned in the referenced specification consists
of four twisted shielded wire pairs, each with a single function. Referenced to the
PIU (the DBT of the specification), the functions are transmit clock, transmit data,
read clock and read data. This design is shown in Figure 6-1, DBT to I/O Channel
Interface (Figure 2.1 of the specification).
50'
MAX
DATA BUS TERMINAL (PIU) PERIPHERAL DEVICE (IU)
CLOCK n
SIGNAL TO LOGIC
OUTPUT -
(TRANSMIT CLOCK)
DATA
SIGNAL TO LOGIC
OUTPUT - . ,
(TRANSMIT DATA)
DATA
TO LOGIC SIGNAL
(READ DATA) OUTPUT
CLOCK
TO LOGIC SIGNAL
(READ CLOCK) OUTPUT
Figure 6-1. DBT to I/O Channel Interface.
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In the figure, the DBT is an integral part of the PIU. As designed at CSDL,
the PIU simulates three separate DBTs. In fact, it has only a single DBT which
feeds the three bus transmitters. The Interface Unit (IU) corresponds to the peripheral
device.
The bus is operated at 10MHz, or with a bit length of 100ns.
6.2 Coding and Message Formats
Data bus transmissions are coded in bipolar alternate-mark-inversion (AMI).
In this format, each "one" in a data byte is transmitted with opposite polarity to
the preceding "one". "Zero" is transmitted as a zero. An example is given in
Figure 6-2, Shift Register Output and Bus Format. Given a message at the shift
register output (Figure 6-2a), its equivalent in AMI code (Figure 6-2b) is marked
by opposite polarity pulses for succeeding "ones".
(a) 0
(b) 0
Figure 6-2. Shift Register Output and Bus Format.
AMI coding has certain advantages over a one-sided or non-return-to-zero
coding. Among them, AMI requires a smaller bandwidth than one-sided coding (as
there are no bursts of pulses requiring lower frequency resolution of the receiver).
In addition, transmission line charging is eliminated.
Words in the data bus messages are 18 bits, or 1.8us, long. That is, they
comprise a lead bit, sixteen data bits and a parity bit. The data bits are the information
transferred.
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Bus transmissions from the PIU to the IU consist of two or three words: a B
word, possibly a D word and a C word. The B word is a function word or message
label, and carries information outlining what is being commanded or demanded.
The C word (see Figure 6-3, C Word Format, Figure 1-3 of the specification) is a
bus status word, and is used to end all messages. In this system, the C word is
received by the IU and is echoed to the PIU without modification.
D words contain the actual commands. Two uplink D words are defined: D 1
contains IMU commands, and D 2 contains GYPTO commands. Uplink RAU messages
require no D word.
Data demands also carry no D word, as the B word indicates the desired
data.
Downlink messages are of the form D word, C word. The D word is the
requested data (status, accelerometer data or gimbal angles). Up to three D words
might be required for a message in this implementation.
All bus message formats are listed and explained in the next chapter, WERFACE
UNIT, in terms of the specific actions each requires.
6.3 Data Bus Transmitter
The logic preceding the Data Bus Transmitter (Figure 6-4) formats the data
onto two separate signal lines. One line carries those data bits to be transmitted
with a positive sense, the other those to be negative-going pulses. Each line drives
a transistor attached to one end of a pulse transformer, the two acting as a differential
driver. The resulting signal on the transformer secondary is the desired bipolar
signal as illustrated in Figure 6-2.
Identical drivers are used for the transmit clock and transmit data lines,
both in the PIU and the IU.
It should be noted that the diode in the collector circuit is reverse biased to
any signal which might be generated on the bus by another driver, as for another
subsystem. An inactive transmitter, therefore, appears as a large impedance in
parallel with active devices.
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1 1 Unused
2 ] Status
3 Illegal Command
4 : Parity Error on Command
5 Parity Error on Interface
6 - No Response on Interface
7 .Ow Not Used for Type II
8 N Subsystem Busy
9 Exceptional Condition on Channel 1
10 Exceptional Condition on Channel 2
11 Exceptional Condition on Channel 3
12 Exceptional Condition on Channel 4
13 Exceptional Condition on Channel 5
14 Exceptional Condition on Channel 6
15 , Exceptional Condition on Channel 7
16 1 Exceptional Condition on Channel 8
P Parity
Figure 6-3. C Word Format
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+5V
100oo lO pf 100Q
.001 
.001
7 8
TX07 TX08
200 10 9 200Q
Positive going 
- Negitive going
Pulses 0 0 Pulses
TX03 TX04
Bus Twisted Shielded Pair
Figure 6-4. Data Bus Transmitter
+V
1 6 100Q 710 0
RXO1 1 N o- + 4Bus 2 1
1 5 1 - V 6 0
Twisted 200
1+VPairPar RX02 2 2
100 Q 710 ,-.-- -13 4
3 1 60
+15V + V +15V 
--- 
-V
RX09
50V
RX1 1470 K2K
50V
-15V ------ t 
-V
RX10O 510Q
Figure 6-5. Data Bus Receiver
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6.4 Data Bus Receiver
The Data Bus Receiver (Figure 6-5) is .a center-tapped .pulse transformer
which forms and sends two signals of.opposite phase to two comparators. Each
comparator also,has as input a small DC voltage to provide some measure of noise
immunity. The outputs of the two comparators will be at ground whenever an input
pulse exceeds the threshold voltage. :,-The outputs,, therefore, appear to be the
compliment of the two lines which drive the differential transistors in the transmitter.
Their logical, OR, then, reconstructs the, original message in shift register format
(as in Figure 6-2a).
6.5. Summary
- :.CSDL has designed a bidirectional bus operating at 10MHz in concert with
NASA/MSFC,'s, breadboard data bus specification. It has been shown that, using a
serial bus, a single computer may,achieve control over.a redundant IMU system in
an effective manner.
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7.0 INTERFACE UNIT
This chapter describes the Interface Unit (IU). A description of the IU's function
is presented and a physical description of the IU follows. Electrical design of the
IU is discussed, with detailed references to the functions performed by the device.
7.1 Overview of The Interface Unit's Function
An appreciation of the IU's function may be gained by examining the Interface
Unit (IU) Connections, Figure 7-1. The IU serves as the interface between the IMU
and the computer and its interface. The IU decodes data bus transmissions from
the PIU, determining which are addressed to it. These transmissions can synchronize
accelerometer readings, command (IMU command and GYPTO command) or demand
(read accelerometers, read S/D converters, read IMU/IU status). On read demands,
the IU encodes a reply acknowledging receipt of the message and including any
requested data. The IU must also act on commands.
Initial designs of this system included a separate system sync line in the
form of a fifth pair in the data bus. Sync signals are required to enable taking
simultaneous data which is felt to be essential for FDI and is desirable for navigation.
NASA/ MSFC initially directed that no separate sync line be used. Therefore, a
sync command (RAU) was included. It is a variation of the write command, with an
address recognizable by all IUs, which contains no data. This command, in the
delivered hardware, also functioned to reset the free-running, 400pps multi-vibrator
in each IU used for GYPTO timing. It has been found that this approach resulted in
apparent large gyro bias uncertainties, and a retrofit has been made. The change
entailed using a system synch line to provide the 400 Hz timing for all IUs' GYPTO
electronics from a single source in the PIU.
IMU commands include mode changes (ground align to inertial mode, for
instance), resetting discretes (turning off IMU fail indicator to enable looking for a
confirming discrete) and analog torquing and torquing sense descretes.
The gyro torquers must be commanded in a binary mode dithering at a 200/s
rate. Calculated torquing commands, as for drift compensation, are added to this
pattern as net excess pulses. The causes two problems. First, commanding nine
axes in this manner carries an intolerable computational burden if done entirely in
software. Second, the data bus specification requires that no signal be sent more
than 50 times/s. Accordingly, the binary moding is left to hardware in the IU, and
the computer delivers commands at a rate of 50/sec, in the form of a torquing
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I J1 :
J] : TEST POINT
IJ2 UJ02 UJ10 BREAKOUT
IMU
I J3 1 W1 UJ03
INTERFACE.
I J4 rUNIT
UJ11 POWER
AJ1 W8 UJO4
AJ2 W9 UJ05
AJ3 W3 UJO6 PJ6 W15 CJ5
APS
AJ5 W5 UJO7 UJ12 W13PJ3 P PJ7 6 CJ7
Data Bus
47r-CP2
AJ6 W6 UJO8 P.1 J54
W14
AJ4 W7 UJO9
UJ13
AJ7 HP2116B
GIMBAL ANGLE
DISPLAY
Figure 7-1. Interface Unit (IU) Connections.
pattern for the next four periods. The pattern conveys the information in ternary
form: pulse and sign or no pulse in a particular interval. The IU hardware fills in
the required background binary pattern.
The Interface Unit also serves to interface the IMU and APS. In this manner,
all signals and power lines between them in the off-the-shelf Kearfott system are
accessible for monitoring and control purposes.
7.2 Physical Description of The IU.
The present design has been tailored to permit mounting three IUs side-by- side
above the heavier IMUs and APSs on the Goerz 500 system test table. Each IU is a
rectangular box approximately 8x10x20".
The front panel of the IU carries the nine connectors (UJO1 to UJ09) serving
cables to the IMU and APS. Additionally, connectors for the test point breakout
and digital gimbal angle display are mounted on this panel. Four discrete lamps
are built in: System Ready, IMU Fail, IMS Fail, and IMU BITE Fault. A switch is
provided to activate the IMU Fail bit in the status word. It is used to simulate IMU
hard failures or to take an IMU offline during certain phases of testing.
The rear panel of the IU holds connectors for the system power cable and the
data bus. Fuses for the 115v 60 Hz line and the IU's +5vdc supply are mounted
here.
Appendix C, IU Mechanical Design, contains marked photographs of these
panels.
While the System Power cable carries other voltages through the IU, the IU
itself uses only 115v 60Hz 1l power. Internal +5vdc and ±15vdc supplies 1 provide
all DC levels required within the unit. The ±il5vdc supply is mounted inside the
rear panel, as is the AC power terminal board. The +5vdc supply is side-mounted,
along with terminal boards for DC power and test point breakouts. Lamp drivers
for the discrete displays are also on the side panel. Each of these items is similarly
marked in Appendix C.
The three synchro-to-digital converters are mounted on the bottom plate.
These units are Transmagnetic, Inc. Model 1623EC1-01 converters. A full specifica-
tion of this device is presented in Appendix D, Synchro-to-Digital Converters.
Briefly, the 1623EC1-01 is a solid state unit designed to convert 11.8 vrms L-L,
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400Hz, three wire synchro signals to 14 bit, parallel output form. Output is TTL
compatible. Resolution (one bit) is 1.3 mmn and accuracy is + 4 min. There is a
lag error of approximately of 1 min, or one LSB, per RPM. Conversion is made
460 times/s, with the data ready bit off while output bits are being reset. Output of
each of the three S/ D converters is hard-wired to the gimbal angle display connector,
and is accessionable by the logic which updates gimbal angle registers 2.5 times/s.
The IU employs TTL logic in standard 14- and 16-pin dual-inline-pack
integrated circuits. DipStik(2) mounting hardware has been selected. Its advantages
over competing commercial designs include R-F shielding, a unique power and dc
ground bus layout and built-in tests points for every DIP pin. Two boards capable
of. holding 100 DIPs each are mounted on a hinge (see photographs in Appendix C).
These boards also carry the data bus receiver and transmitter. Logic design and
bus terminals are discussed below.
7.3. Data Bus Requirements
The data bus, and the bus transmitter and receiver designs, have been presented
in Chapter 6, Data Bus Design. This section explores the data bus with specific
reference to the IU.
The computer may write to ("command") or read from ("demand") in the IU,
using the 10MHz serial data bus. Messages are encoded in bipolar alternate-mark-in-
version (AMI).
AMI code is not selfclocking. For this reason, separate clock lines are required
in the data bus. The transmitter clock pulse train is always present, interupted
only by message sync signals (zeroes), as it is required by the IU. The read
clock, normally zero, is present only when data is being read from the IU to the
PIU. This line does not carry a message sync signal. Data lines are normally at
zero, carrying information only when required.
Data words used on the bus are 18 bits long, containing a lead bit, sixteen
data bits, and bus parity bit. With the bus operating at 10MHz, each word takes
1.8us to transmit. There is no space between words of a transmission. Read and
write formats are detailed below.
In these formats, the B word is a command, and is read into the 16 bit B
register in the IU. The C word carries bus status information. Presently, it is
received at the IU and returned unchanged. The D word carries data, whether
information written to or read from the IU.
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The first word transmitted is loaded into the B register and there examined
to determine what function is desired. Bits 1 and 2 are the address of the information
to be transferred. Bits 8-10 contain the word count to be transferred, including
the C word, and are used to preset a word counter. Bit 11 determines read/write
(l=read, 0=write). Bit 12 set indicates a sync signal. Bits 16 and 15=102 indicate
that the word loaded is, in fact, a B word. Presently used functions are tabulated
in Table 7-1, B Word Formats.
Table 7-1. B Word Formats
Function Abbrev. 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Sync Signal(RAU) BWS 1 0 1 0 x x x x x
IMU Command BiWC  1 0 0 0 x x x 0 1
GYPTO Command BiWG 1 0 0 0 x x x 1 0
Read Accel. BiRA 1 0 0 1 0 0 0 1
Read Status BiRS 1 0 0 0 0 1 0 1 0
Read S/D Conv. BiRSD 1 0 0 1 1 0 0 1 1
x = don't care. i = IMU number, W =>Write, R =>Read.
The NASA/MSFC specification includes a transfer of the system status word
in each data transfer in either direction over the bus. In this design, the C word is
unmodified in the IU, and is read out as it is read in. Parity errors are indicated
in the DSTATUSword. The C word Format is shown in Figure 6-3, C Word Format
The D. word corresponds to a similarly-named register in the IU, carrying
data to be written into it or the data read out of it. These words are tabulated in
Table 7-2, D Words.
Table 7-2.D Words
D 1  IMU Commands
D 2  GYPTO Commands
DA, DAY , DAZ X, Y and Z Accelerometer Outputs
DSD1, DSD 2 , DSD 3  Pitch, Roll and Azimuth Gimbal
SID Converter Outputs
DSTATUS System Status
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Referring to the Formats shown in Tables 7-1 and 7-2, the full list of data
bus transmissions may be constructed. Table 7-3, Data Bus Messages, lists them.
Bx is the appropriate function word. A full discussion of each message appears
below.
Table 7-3. Data Bus Messages
BWS C RAU
BiWC D 1 C IMU Command Write Formats
BiWG D 2 C GYPTO Command (Commands)
B C Data Demand
x
D DAY D C Accelerometer Outputs Read Formats
DSD 1 DSD 2 DSD 3 C S/D Outputs (in reply
DSTATUS C System Status to Demands)
Replies to data demands (using one of the Read Formats) must be sent within
one word time (or 1.8 us).
7.4 IU Input Shift Register and Write Controller.
Data written in is processed in the Bus Receiver, which provides three timing
signals and the data itself. When DTIME is on, the data word is clocked into the
input shift register, MSB first. (The lead bit is stripped off.) A pulse on the PTIME
line gates the shift to one of four places, decided by the write controller. These
are the B Register, C Register, D 1 Register or D 2 Register.
The IU write controller directs the incoming data to the proper storage register.
There are two possible incoming sequences. One is a read demand, Bx C, and the
other a write, BDlor 2 C . The proper sequence can be determined by looking at the
B word while the second word is arriving. The controller comprises two flip-flops
gated to the contents, of B Register bits 1 and 2 (the address). Four states are
available:
State Flipflops
0 WO W1
1 WO W1
2 WO W1
3 WO W1
31
The four states are reached by use of a two bit Johnson counter. The Write
Controller State Transition Diagram (Figure 7-2) shows the functions carried out.
STATE
RECEIVED
SYNC
PULSE GATE CWORD
FUNC =STATE t PTIME
WRITE, SYNC
GATE FUNC =
drop Acc data BWORD READ
GATE CWORD at at PTIME G
PTIME CWORD
STATE t P STATE
3 2
FUNC = WRITE
GATE DWORD
at PTIME
Figure 7-2. Write Controller State Transition Diagram
7.5 B Register 1 unctions
When the computer transmits a message to the IU, the leading word is (if the
format is appropriate) loaded into the B register. Bits in this register control
further processing. As an example, if the B word is BRA, read accelerometers,
bit 11 indicates a read demand, bits 8-10 indicate that four words must be read
back (i.e., the word counter is preset to 1002), and bits 1 and 2 indicate that registers
D , DAY D AZ, are wanted. Decoders operating on this address and count would
gate the X accelerometer count from its shift register.. The word count is decremented
to 3 at the end of the shift and, in sequence, the Y accelerometer count is shifted
out, the word count decremented to 2, the Z accelerometer count is read, the word
count decremented to 1, the C word read out, and the word count decremented to
zero causing a return to the idle state.
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Data is collected from the various shift registers through a wired-or gate
resynchronized with a clock and sent through the bus transmitter.
At the beginning of the proper minor cycle for reading Accelerometer,
Synchro-to-Digital Converters, or Status, the appropriate buffer shift registers are
updated. This update is independent of the request time and is controlled by the
system sync command (RAU).
7.6 Status Register and C Register
A dedicated Status Register, DSTATUS, is employed to consolidate system
discretes and indicate parity errors. Bit assignments are listed in Table 7-4, Status
Register Bit Assignments. This register is updated on demands for status information,
in this system 5 times/second. Parity Fail bits are reset on computer command.
TABLE 7-4. STATUS REGISTER BIT ASSIGNMENTS
Bit Function (when true)
16 (MSB) System Ready
15 IMS Fail
14 IMS Fault
13 IMU BITE
12 AUTOCAL Mode
11 Not used
10 " "
9 I It
8 11 IT
7 I! it
6 It " T
5 I" ii
4 C Word Format Error
3 B Word Format Error
2 Read Error, Accelerometer or S/D Register
1 (LSB) Parity Fail on Input
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When the system status is transferred to the computer, on demand, the 16 bit
register is loaded into word DSTATUS for transmission.
The C Register is used primarily by the data bus terminal in the PIU. A
format check (the two most significant bits must be zero) determines that a C word
has indeed been transferred. In the IU, the register is recirculated during reads
for a parity check. In the specification, the C word is not used at all in the peripheral
device. It is merely received and returned as read. It appears in this system
solely to meed the bus format requirement. (The C word Format appears in Figure
7-3.)
7.7 D 1 Register and IMU Commands
Data writes from the computer to the IU are in either the form BD 1 C or
BD 2 C. B is the function word or address to be read into. D 1 is a word of IMU
commands, while D 2 is a word of GYPTO commands.
The D 1 Register consists of "D" type flip-flops. That is, it does not reset if
sequential commands are the same. IMU commands consist of discretes (e.g., modes,
slew sense and slew on/off) and a single channel fail indicator reset command.
These are tabulated in Table 7-5, D1 Register (IMU Commands). The contents of
this register reflect the IMU command word (ICMAND) generated in the computer.
7.8 D2 Register and GYPTO Commands
In the KT-70 IMU, the gyros are dithered with a 200 pps 1:1 binary torquing
pattern. In its other applications, with a single unit mated directly to a dedicated
computer, each torque pulse is commanded individually. In this system, a single
computer services three IMUs using a data bus. Considering the requirements for
nine gyro axes, command setup time in the computer, transfer time and the fact
that the data bus presumably services other systems, it was felt that direct commands
represented an intolerable burden.
Instead, CSDL has designed this system so that each IMU receives a single
command containing torquing information for each axis 50 times/s. The torquing
information is in ternary form, that is, net torque to be added to the binary pattern.
Up to four net pulses may be commanded. It should be noted that, with a gyro
torquing scale factor of 0.4sec/pulse, a continual command of + 1 pulse/transfer
equals 20 s-c/s, or 1.33 earth rate. Torquing commands, consequently, will virtually
never exceed one pulse/update. The primary exception would be use of digital
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TABLE 7-5. D 1 REGISTER (IMU COMMANDS)
Bit Function (when true).
16 Grid Mode
15 Magnetic Slave Mode
14 Inertial Mode
13 Normal Mode
12 Ground Align Mode
11 Reset Fail Flip-flop
10 Reset Parity Fail Flip-flop
9 Computer Control
8 Computer Fail
7 Scale Factor High Gain
6 X Slew Sense Negative
5 X Slew Commanded
4 Y Slew Sense Negative
3 Y Slew Commanded
2 Z Slew Sense Negative
1(LSB) Z Slew Commanded
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torquing to realign the platform, when the binary mode would be overridden by
continual one-sense commands.
The format of the command for one IMU is shown below. A sixteen bit data
word (D2) carries four bits of torquing commands and a sign (torquing sense) bit
for each axis (Figure 7-3, GYPTO Commands, D2 Word)): bits 1-4, X data, bit 5,
X sign; bits 6-9, Y data, bit 10, Y sign; bits 11-14, Z data; bit 15, Z sign, bit 16
unused.
MSB LSB
NOT I I I I I I ISIGN Z DATA SIGN Y DATA SIGN X DATAIUSEDI1 , i
1 = minus Net torque pattern:
= plus add pulse
S= Free, continue binary
Figure 7-3. GYPTO Commands, D2 Word
Note that the command is a four bit pulse pattern, not a four bit number of pulses.
This permits a fine adjustment (0.4/200 s'c/s'-0.0020 /hr) in compensation rates.
The command word is read into the corresponding 16 bit register (D2) in the
IU, which is not automatically reset. Therefore, as long as the desired torque
command for all three gyro axes is unchanged, no further GYPTO command need
be sent to the IU.
Hardware realization of the command is accomplished using a flipflop with
memory of the last free (uncommanded) state. The GYPTO logic in the IU reads
the D2 register and makes three torque sense decisions every 5 ms (synchronous
with the GYPTO clock) these commands are strobed out to the IMU, every 5 ms, by
the GYPTO data output clock. These two clocks are 5ms pulse to pulse trains,
displaced by 2.5ms.
Several examples are now discussed (for a single gyro axis). The examples
are illustrated in Figure 7-4, GYPTO Ternary- to- Binary Logic Examples.
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1. No net torque commanded.
D2: X 10 0 0 0o
I
GYPTO Clock I
GYPTO Data
Output Clock
Mx
period Zeroeth I First I Second I Third I Fourth I Fifth
status Free I Free Free I Free I Free I Free
5ms I I
2. One net positive pulse on First period.
D2:
GYPTO Data
(a) Mx
_ _ _ _ _ _ _I I I
a I I I
(b) Mx
Zeroeth First i Second I Third Fourth i Fifth
status Free Positive I Free I Free I Free I Free
3. Net positive pulses First and Third period
D2: 0 1 0 1E
GYPTO DataOutput Clock
(a) Mx +
+I
(b) Mx
I I
I II
period Zeroeth First I Second I Third Fourth I Fifth
status Free Positive I Free I Positive I Free I Free
Figure 7-4. GYPTO Ternary-to-Binary Logic Examples.
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1. With no net torque commanded, the sign bit is immaterial and binary
pattern is not interupted.
2. A single positive pulse is required on the first decision, with (a) a negative
free pulse beforehand and (b) a positive free pulse beforehand. The
command is reset to zero at the following update: the common factor
is that the binarymode is interupted by a positive pulse during the first
5ms. The flip-flop retains memory of the sense of the last free pulse,
and resumes the binary mode with a pulse of the opposite sense.
3. Positive pulses are commanded in the first and third positions, again
with (a) a negative and (b) a positive preceeding pulse. As shown, the
command is reset to zero at the following update. Note that a continual
use of this pattern corresponds to nearly + 3 earth rates compensation.
The GYPTO logic ensures the binary mode by alternating torquing sense of
the free decision periods.
The logic just described, in practice in the multiple IMU system, has proven
a viable alternative to direct compensated binary commands from the computer.
7.9 Accelerometer Output Processing; Registers DAX, DAY
, DAZ
Accelerometer output is in the form of CAPRI pulses. These represent
quantized amounts of integrated analog rebalance current. The AV pulses are
asynchronous, 13us ± 122ps long, and are instrument limited to a maximum rate of
104pps. Positive and negitive AV pulses appear as positive going pulses on separate
lines.
Because this data is asynchronous, a separate clock sequence is generated
for it (ACLKO through ACLK3). A free running multivibrator is gated to provide
this chain of 0.5ps pulses on four lines (see Figure 7-5, CAPRI Pulse Processing).
The processing of an input AV pulse is shown below. Pulse synchronizers
are used to process the asynchronous incoming AV pulses. The up-down counters
must be incremented and read out in synchronization if pulses are not to be lost.
The readout sequence is as follows. A request to update (RAU-) is received.
At the next ACLK1 the request is accepted (last data if any was processed at ACLKO)
and at ACLK2 the output shift registers are loaded. At ACLK3 the counter is cleared.
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Sync I I I I I
ACLKO Time
ACLK1 RequestACLK1 if any
ACLK2 Load if Request
Time
Clear if LoadACLK3 Time
Time
AVx
XUP
COUNT X old count new cou t count to 0
Sync Command
Request Read
RAU-
Set Load Enable
S/Load-
Clear-
Figure 7-5. CAPRI Pulse Processing (Showing case of AVx pulse
arriving near SYNC command (drop acc data))
If anew data (AV) arrived in this interval it would be counted at the following AC LKO
and no data would be lost. The actual reading of the data is done by a Read
Accelerometers command issued in sequence to the three IUs. It will be noticed
that processing an input AV pulse consumes at most 6.5,s, compared to typically
100p s pulse to pulse at maximum rate. Output of this gate is synchronous with
counter gating.
Pulses are accumulated in the registers DAXDAYDAZ. These are 12 bit up
down counters. At maximum pulse rate (104 per second) and minimum algorithm
update rate (5 per second), 2000 pulse storage is required. 212 = 4096.
When the counters are read, in response to the computer's demands, the contents
of register D. are loaded into the 12 low order bits of word D.. The counters are
1 1
right justified in the 16 bit data word. The counter cannot be read while it is being
updated, guarding against loss of information. During reads, the data is recirculated
in the shift register allowing recovery from single parity errors by rereading the
data.
7.10 S/D Converters: Registers DSD I , DSD 2 , DSD3
Off-the-shelf tracking S/D converters are employed in the IU. These are
Transmagnetics, Inc. (Farmingdale, NY) Model 1623 ECI-01 14 bit binary con-
verters, permitting 80 sec resolution. Theyareupdated 400 times/s, with an update
of gimbal angle registers made on each even numbered minor cycle (25 times/s).
(See Appendix B for technical information on the S/D converters.)
Output of the converters is stored in the appropriate register: pitch axis in
DSD I , roll axis in DSD 2 , azimuth axis in DSD 3 . When demanded, these registers
are read into the shift registers left justified. The data word in the computer is a
signed binary fraction representing the gimbal angle. Again, the datais recirculated
enabling recovery from single parity errors.
If the system is retrofitted with multiple speed resolvers for the synchros,
the S/D converters and their registers will be replaced. Resolver-to-digital
converters will load two registers, a single speed register and multiple speed
register. The S/D register read demand will instead call for the full six registers:
DP1X DR1X DAZ1X Dp8 X DR8X DAZ8X C
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7.11 Accelerometer Counter Control, Update Timer, Bus Gating Time Generator
The accelerometer counters are required to deal with asynchronous pulses.
Therefore, an unsynchronized, four stage clock is developed from a free runing
multivibrator. The counters cannot be run off the Johnson counter as errors could
result from dropping pulses while the counter is being reset by the external system
sync signal. The accelerometer counter control provides an update request, an
update ready flag and looks for read failures.
An update timer is included which provides timing signals for the S/ D converter
and accelerometer read routines. The timer is based on the 400Hz multivibrator
which is reset by the 400HzGYPTOclock (sync) line. A divide by 8 stage yields a
50pps train which is used to request S/D converter and status register updates.
Accelerometer registers are filled from the up/down counters on command of the
system sync message (5 times/s). These counters are reset to zero each time
they are read.
A 9 bit Johnson counter is used to provide LTIME, DTIME and PTIME signals
(shown in Figure 7-6, Bus Gating Times). This counter, which is reset by the
external sync, has 18 states (0 to 17). A 1.8ps overall word is produced.
Lead Bit or LTIME L
Data or DTIME ID
Parity or PTIME
1. 8ps . -
Figure 7-6. Bus Gating Times
These signals are used by the write control and input shift register.
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8.0 POWER DISTRIBUTION SYSTEM
This chapter discusses the power distribution system for the redundant IMU
system. Power requirements1 of each unit are described. The power distribution
panel (PDB) is presented. System power and ground trees are explained.
8.1 System Power Requirements
Multiple IMU System Power Requirements, Table 8-1, may be broken into
three separate trees: SSCMS power, FOU power and power distribution panel (PDB)
power,
The SSCMS is an integrated facility with its own power and ground trees tied
into the laboratory power system. It is not part of, nor is it controlled in any way
by, the multiple IMU system.
The FOU provides and controls power to the 41-CP2, its auxiliary memory,
their cooling units, the tape punch assembly, tape reader and the typewriter. It
draws 220V 60 Hz 3 phase power. 115V 60 Hz single phase power is provided
internally by an isolation transformer, and is used by DC supplies. It is also available
at the FOU front panel (for the tape reader, as one example) and to drive a 115V
400Hz 3 phase motor generator. 400Hz power is used by most components of the
computer complex.
All other system power is controlled and distributed by the PDB. Prime
power is drawn in two forms: 115V 60 Hz 1 phase and 115V 400 Hz 3 phase. The
60 Hz power is used by an external 28 vdc supply whose output is routed back to
the PDB for control and distribution.(The 60 Hz power is also used by the dedicated
5 VDC supply for the PIU, which is physically placed in the PDB.) Phase C of the
400Hz power is used to provide (by means of a transformer) 26V 400Hz phase C
power for the synchros and S/D converters.
Specific power requirements have been shown in Table 8-1.
8.2 Power Distribution Panel
The PDB is a rack mounted power control and distribution "box" for the multiple
IMU system. It is illustrated by marked photographs in Appendix E, PDB Mechanical
Design.
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TABLE 8-1. MULTIPLE IMU SYSTEM POWER REQUIREMENTS
Maximum
Tree Voltage Power Reg.
SSCMS NA 1  NA
FOU 220V 60 Hz 30 6 Kw/0 Max.
PDB 115V 60 Hz 4.5 Kw max.
115V 400 Hz 30 4.5 Kw/$ max.
Steady State
Unit Voltage Power Reg.
PDB 115V 60 Hz 2  0.02 Kw
115V 400 Hz OC Negligible
PIU 115V 60 Hz 3  Negligible
5 VDC 0. 02 Kw
IU 115V 60 Hz 4  0. 02 Kw
115V 400 Hz 30 0.1 Kw/0 5
26V 400 Hz 0.1 Kw
28 VDC 0.02 Kw
1) NA = Not Available
2) Power to 5VDC and 28VDC Supplies
3) Power to + 15 VDC Supply
4) Power to 5VDC, +15 VDC Supplies
5) OA and OB: 0. 5Kw/0 during IMU warmup
43
Prime power is controlled by a ganged four pole breaker. Three poles (at 20
amp/pole) switch the three phase 400Hz power; the fourth (also 20 amp) switches
the single phase 60Hz power. The three phases of 400Hz power are passed through
hardwired ammeters. These four voltages are monitorable by front panel test points.
All power lines are carried through to terminal blocks (including the 26V
400Hz and 28vdc). Power signals need for each unit (IUs 1, 2, and 3 and the PIU)
are drawn off individually, passed through front panel mounted indicating fuses,
and brought to one pole of an output relay. There are four dedicated output relays,
one for each device.
Output excitation power is doubly controlled. Primary control is exercised
by an undervoltage/over voltage protection circuit which monitors these lines to
stated tolerances:
115 v 400Hz ± 5 vac (3 phases)
115 v 60Hz ± 5 vac
26 v 400Hz + 1 vac
28 vdc ±1 vdc
Tolerances are set by resistor selection, with an adjustable resistor setting
comparator reference voltage. Any out-of-tolerance condition, high or low, opens
a control relay on the output relay excitation line. Secondary control is exercised
through individual switches on each relay's line, permitting turning on any subset
of the IUs.
The PDB also has a switchable ammeter which may be used to measure current
on any of the four 115V lines to any selected IU.
8.3 System Ground Trees
The PDB also serves as the connecting point for the system ground trees.
Five separate "grounds" are carried through the system. These are:
115 v 400Hz neutral
26 v 400Hz neutral
115 v 60Hz neutral
DC ground
System (chassis) ground
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The 115V 400Hz neutral terminal in the PDB is taken as the system ground
point, and both DC and chassis grounds are tied to it. 115V 60Hz neutral is carried
separately, and is presumed to be tied to the 400Hz neutral at a common building
ground at the 400Hz generator. 26VAC is transformer isolated from 115V 400Hz,
and its neutral is not carried through to a ground point.
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9.0 SUMMARY
The laboratory demonstration multiple IMU system described in this report
has been designed to function as a primary tool in evaluating redundant inertial
technology. With the system software (documented in Volume III of this report,
Multiple IMU System Software Design and Coding) and proposed test plan (Volume
IV, Multiple IMU System Test Plan), a broad range of studies may be carried out.
There are two areas of new technology utilized in this system. In the hardware
area, use of a data bus for communication with and control of redundant IMUs has
been demonstrated. Bus design and coding are similar to those baselined for the
space shuttle orbiter. In software, one requirement new to gimballed inertial systems
has been shown practical: failure detection and isolation. Its impact on hardware
has been an additional requirement for system reconfiguration following isolation.
The system delivered under this contract is expected to operate as a proving
ground for new software until laboratory systems of actual shuttle hardware are
available. Its potential for more advanced work, with retrofitted hardware and
additional software, suggests that its work has just begun.
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APPENDIX A
SYSTEM MECHANIZATION DRAWINGS
One line mechanization drawings of the redundant IMU system appear in this
appendix.
Figure A-i, Test Configuration, illustrates the complete system including
the test Facility.
Figure A-2 is a PIU Functional Drawing.
Figure A-3 is an IU Functional Drawing.
A-i
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Figure A-1. System Test Configuration.
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Figure A-2. PIU Functional Drawing.
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Figure A-3. IV Functional Drawing.
APPENDIX B
PIU MECHANICAL DESIGN
The function of the PIU has been described in Chapter 5. This appendix
shows its structure, lists integrated circuits used by board location and lists con-
nectors used in the PIU.
B. 1 PIU Mechanical Layout
Figure B-1, PIU Layout, shows the connectors and interior of the unit.
Not shown in the photo is the ABORT switch, which is located on the FOU.
B. 2 Integrated Circuit Assignments
Figures B-2 and B-3 show the W and X Board Layout, respectively, as seen
from the top. All ICs are Texas Instrument 7400 series TTL or their equivalent.
B. 3 Connector List
Number Connector Function
PJ1 ITT Cannon DE9P PIU Power
PJ2 " " DA15S Data Bus, IMU1
PJ3 It" " " " " IMU2
PJ4 " " " " ", IMU3
PJ5 " " 2DC79S HP 2116B Interface
PJ6 " " 2DE19S 47r -CP2 Interface
PJ7 " " 2DD100S " "It
PJ8 BNC SSCMS Sync Pulse
B-1
BUS DRIVER/RECEIVER STACK:
IMU 3
IMU 210 MHz OSC.
IMU 1
15VDC
SUPPLY
Figure B- U Layout
Figure B-1. PIU Layout
.. td
7408 7408 7408 7400 7408 Transmitter Logic
7404 7410
Receiver Logic
7474 7400 7404 7410 7410
74165 7410 74111 7400 .74164
I/O Shift
74165 74165 7474 74164 74164 Registers
74157 74157 74157 74157 74157
74174 74174 74174 7404 7410 FIFO Level 1
74174 74174 74174 7404 7410 FIFOLevel2
74174 74174 74174 7404 7410 FIFO Level3
7404 7410 7420
7404 7400 7404 7400 7400 c Johnson Counter
7400 74175 74175 7474
7493 7493 7493 74123 7400
Countdown Chain
7493 7493 7493 7404 7410 0
10mHz Osc.
Figure B-2. W Board Layout
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47r-CP2 I/O
7404 7404 7404 7404 7404 t
4r-CP2
7404 7404 7404 7404 wo Input/Output
Logic,
ECI, ECO
7400 74157 74157 74157 
74157
7450 7410 74193 74193 74193
A Register
74180 74180 7400 7400 7400
7400 7400 74175 74175
F Register
7404 7430 74193 74193
7410 7404 74111 74111
7420 7420 7420
7474 7420 Diode Ex Diode Exp Diode Ex 0
7420 7420 7420
7420 Diode Exp Diode Exp Diode Ex T
7410 7404 7404 7410 7404
7420 FSM
7430 7420 7430 Diode Exp 7410
7400 7410 7400 7420 7400
7420
7404 7410 Diode Exp 7410 7400
7474 7400 74123 74111 74111
74123 7410 7404 7420 7404
HP2116B
74180 74180 7407 7407 7407 Input/Output
Logic
7407 7407 7407
0 HP2116BI/O
Figure B-3. X Board Layout
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APPENDIX C
IU MECHANICAL DESIGN
The function of the IU has been described in Chapter 7. This appendix shows
its structure, lists integrated circuits used by board location and lists connectors
used in the IU.
C. 1 IU Mechanical Layout
Figures C-1 and C-2 show the IU Front Panel and IU Rear Panel, respectively.
Figure C-3 shows IU Interior.
The IU front panel carries connectors UJ1 through UJ10 and UJ13. Four
indicator lights show the IMS Fail, IMS Fault, IMU BITE and System Ready bits of
the status register (lit when set). Additionally, the IMS fail switch appears. The
hole in the IU's side permits access to the voltage adjustment screw of the 5VDC
supply.
On the rear panel, there are mounted connectors UJ11 and UJ12, and fuses
for the 115 V 60 Hz and 5 VDC lines.
The illustration of the IU interior layout does not clearly show the bus receiver
and transmitter, located on the far side of the Z and Y boards, respectively. Also
not shown (but mounted on the side panel beside the 5 VDC supply) are the DC terminal
strip and the lamp drivers. A synchro follower termination board is also mounted
there.
C. 2 Integrated Circuit Assignments
The Figures C-4 and C-5 show the Y and Z Board Layout, respectively, as
seen from the top. All ICs are Texas Instrument 7400 series TTL or their equiv-
alent, with the exception of a single Signetics 8270 Four Bit Shift Register.
Also shown are the locations of the bus receiver and transmitter.
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APPENDIX C (cont)
IU MECHANICAL DESIGN
C. 3 Connector List
Number Connector Function
UJO1 ITT Cannon 2DB52S IMU I/O
UJ02 1 11 IMU/APS Signals
UJ03 " " " IMU Power
UJ04 " " 2DB52P IMU Power
UJ05 " " 2DB52S IMU/APS Signals
UJ06 It"" " APS Moding Commands
UJ07 " " " APS Moding Commands
UJ08 " " " A/C Systems Data
UJ09 " " 2DE19S System Power
UJ10 " " 2DB52S Analog Signal Test Points
UJ11 Bendix MS3102A-28-18P IU/IMU/APS Power
UJ12 ITT Cannon DA15S Data Bus
UJ13 " " 2DB52S Gimbal Angle Display
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Figure C-1. IU Front Panel
Figure C-2. IU Rear Panel
5VDC SUPPLY
BUS RECEIVER
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BUS TRANSMITTER
Figure C-3. IU Interior
Back Plane I/O
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74165 74165 7404 7410 Status Reg.
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74193 74193 74193 74120
74165 74165 7404 7410 Y Accelerometer
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74193 74193 74193 74120 o
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74193 74193 74193 74120 C
Figure C-4. Y Board Layout
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Gen.
7420 7410 7400 7430 7430 L e
7474 7404 7420 7410 74111 Finite
State
7404 7404 7404 7420 7400 Controller
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7410 74111 7400 74164 74164 INPUT SR
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Figure C-5. Z Board Layout
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APPENDIX D
SYNCHRO TO DIGITAL CONVERTER
Transmagnetics, Inc., Model 1623EC1-01 synchro-to-digital converters
have been employed in this system. The manufacturer's specification is presented
in this appendix.
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SERIEST Nk EC1623E
1633E
Revised June 1974
miniature
14 BIT SYNCHRO or RESOLVER TO DIGITAL CONVERTERS
Models 1623E and 1633E are new miniaturized all
solid state units that convert 3 wire synchro or 4
wire resolver inputs into binary or BCD outputs.
These low cost converters offer high resolution
and high accuracy over the temperature range of
-55 0C to +850C making these converters desirable
for both military and commercial applications. All
units have the input transformers packaged inter-
nally.
Computer interfacing is easily accomplished
because both "Conversion" and "Update" can be
externally controlled.
Model 1633E, identical to Model 1623E except
for the elimination of the demodulators, requires
DC inputs of 10 sin 0 and 10 cos 0 and has an SYNCHRO S1
input impedance of 100K ohms. Among other I 14 BIT BINARY,
applications this module is used with TMI multi- o 4 DECADE BCD,
plexing systems. 3 wOR BOTH.o o OR BOTH.
Mil Spec and hermetically sealed units are /
available.
R1 R2
SPECIFICATIONS:
Accuracy: ±4 minutes for parallel output Code 2: 4 DECADE BCD (TTL and DTL compatible.) 10 TTL loads
±0.1 for 4 decade BCD output 0-359.9±. +179.9P, 0-999 etc. available
Resolution: ±1.318 minutes False (0) = 0 to +0.4 Volts, 16 mA current source
DIGITAL DATA OUTPUT CHARACTERISTICS True (1) = +3 to +5 Volts, 400 
pA current sink.
Code 12: 14 BIT, PARALLEL BINARY AND 4 DECADE BCD OUTPUT
Code 1: 14 BIT. PARALLEL BINARY OUTPUTS (TTL and DTL
compatible.) 10 TTL loads On Special Request TMI Will Supply as Model 1624
False (0) = 0 to 0.4 Volts, 16 mA current source False (1) = +3 to +5 Volts, 400p A current sink.
True (1) = +3 to +5 Volts, 400 MA current sink. True (0) 
= 0 to 0.4 Volts, 16 mA current source
SPECIFICATIONS:
Ref.
Input *Frequency Ref. VRMS L-L IMPED. Current
Code Input ±5% +10% L-L VRMS Min. (MA)
01: Synchro 400HZ 26 11.8 50K 30
02: Synchro 400HZ 115 90 100K 15
03 Synchro 50/60HZ 115 90 40K 15
05: Resolver 400HZ 26 11.8 40K 30
07: Resolver 400HZ 115 11.8 40K 15
09: Flux Valve 400HZ 26 >1 40K 30
10 Synchro 50/60HZ 6.3 2.4 40K 30
11: Synchro 400HZ 115 11.8 40K 15
13: Resolver 1000HZ 9.0 4.5 40K 30
14: Synchro 10KHZ 26 11.8 40K 30
*Distortion should not exceed 21%
D-2
DYNAMIC RESPONSE:
32 NC 2A 35 LONG
Units will track input up to 24000/sec. 310 "ACS I RMETICLLY SEALED UNITS ONLYI
400 Hz units will have a lag of 40 sec./rpm maximum. I S
50/60 Hz units will have a lag of 60 sec./rpm maximum. - a*
Dynamic lag is defined as the delay introduced by the converter that 27
causes the indicated output to lag the input. 1
ISOLATION: 2 23 12
AC reference and line-to-line inputs are transformer isolated from ,2. 1A,179oi
each other and from D.C. power common. Insulation resistance 0 o9
from any AC input to output is greater than 100 megohms at 200 - - CUUL
VDC. .
CONVERSION RATE: --.
Standard: 400/second. Can be factory set to as low as one/3 second. 8 '2 0
Special: 800/second. Can be factory set to as low as 1/second. .s
'2A1110ER
CONVERSION MODES: O-S±---'E . , DD. 0 ,09
Internal Convert: DA c D. i00296C±179D 0 . . 11
80 2 d2td. 048 f0 ±1199"
Code 1 & 2: Connect pins 21 & 22.
Code 12: Connect pins 28 & 29. M1el 1623E 1624E Mode11623E ,1624E
External Convert: 14 BiT, PARALLEL 4 DECADE BCD
Code 1 & 2: Feed External Command into pin 22 (pin 21 open). BINARY OUTPUT
Code 12: Feed External Command into pin 29 (pin 28 open). SS V8 ScDc
This should be a TTL level, positive going pulse, of 250 nanoseconds 17 DECADE A c19 GN018-15VOC 5 1 Vo c
minimum pulse width. For wider pulse widths a 5 microsecond rise oc 2NT.CONV6 2 -15 VDC 7 22 EXT. CONN.
time should not be exceeded. Rates may viry from O to 400 pulses per OUART 2 NT. CONV 8 4 ADE 23
s
.
D AsS, ±0± SS6
second. When conversion is completed a "Data Ready" pulse appears. 10 248, 11 - s'
DATA READY PULSE: E 2 A s, ;2 4Y 29
1 2 A T B Ay 1 4 1 -
E X T U P D A TE
(Pin 27 for Codes 1 and 2) (Pin 34 for Code 12) This pu Ilse indicates 24 LsD 28 EXT. UPDATE 15 R, LO -D
that conversion is completed and has the following characteristics. Mi 1633E, 18E M0d. 1633E. 16-4E
Pulse Level: (1) = +3 to +5 Volts, 400 pA current sink N ARE 4 DECADECD
(0) = 0 to 0.4 V, 16 mA current source. 2 ADCE 4 16 NC
Pulse Width: 15 microseconds, +5 p.sec., -0 psec. s ,8 N.C I S -1DC
1-i1 30 1 ' 21 INT. CONV.
Output information should be read upon receipt of leading edge of 2D9GND VC 22EXT. CONV
"Data Ready Pulse" and before next conversion has started. BINARY 2NT. CONV. DECADE 2 23
8 OUTPUTS 2 EXT. CONV 1 28 NC
UPDATE MODES: IS 24±0± -
Internal Update: Connect (Pins 27 and 28 for Codes 1 and 2) (Pins 12 NC DECADES 27 DATA READY
34 and 35 for Code 12) 3 
B  
8N 1R4aY o nDE 
4
a4 DA28 EXT. UPDATE
External Update: Feed External Command signal into (pin 28, 27 *For ±179.9' models. Pin 1 NC, pin 29 becomes minus sign, pin 30
open for Codes 1 and 2) (pin 35, 34 open for Code 12). The becomes plus sign.
External Command signal should be a positive pulse, TTL level, 250
nanoseconds width minimum. The output register will update _ -
within 20 nanoseconds of the leading edge and the register will hold A 0
data until the next Update Command is received.
POWER REQUIREMENTS: +5 VDC, ±5% at 320 mA max.
±15 VDC, ±5% at 30 mA max.
OPERATING TEMPERATURE: Model C: O0C to +700 C o
Model M: -55 0 C to +850 C
STORAGE TEMPERATURE: -65C to +125°C T7
WEIGHT: CODE 1 and 2: Approximately 6 Oz
CODE 12: Approximately00z 1  Oz
PART NUMBER DESIGNATION . 0 .
1623E or I.o on - 12
1633E X X-X X-XXXX 
_ , E.o
1624 or 0-359.9, 179.9, 0999 9oo Oil
1634 For Hermetic Seal add "H" 1623E Code. 12
Inputs (01 thru 14) 1481T, PARALLEL BINARY
Output (Code 1, 2 or 12) AND4 DECADE BCD OUTPUT
Temperature Range (C or M) ± 1 OS,1 M7 AB 36,
VARIATIONS TO SPECIFICATIONS ON REQUEST E 2I 323 s
49 11 34 DATA READY
20 2 DECADE 2 3 XTUPDATEAPPLICATION NOTES 1 4 22 de7BINA* 229. RLO371 DE4
it is desirable to have one Reference phase and one Stator phase 0UTPUTS 2 o) 3 onsl
9-VDC 3 4 4
connected to DC ground. If your system has free floating AC & DC15 VDC 1 DECAE 
3
grounds make certain that grounding is done after all voltages are 2 27 15 VOC 42 DECADE2
disconnected or the converter may be damaged because of the LB 2Ex NV C 44NC
potential difference between the two grounds. ALL DIMENSIONS IN INCHES
STR4NSM GNETICS, INC.
210 ADAMS BOU LEVARD, FARMINGOALE,- NEW YORK 11735
PHONE NO: 516 293-3100 TWX510-224-64201
Printed in USA 1173/1000
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APPENDIX E
PDB MECHANICAL DESIGN
The function of the PDB has been described in Chapter 8. This appendix
shows its structure and lists the connectors used.
E. 1 PDB Mechanical Layout
The PDB is a rack mounted panel,, fourteen inches high. Figure E-1,
PDB Front Panel, and Figure E-2, PDB Rear View, show its structure.
Not shown (in Figure E-1) are the individual IU Output relay excitation
switches, added after these photos were taken. Output relays and monitor pickoff
transformers are mounted under the classis, and are not visible. The 28VDC supply
its a separate, commercial, rack mounted unit,. and is also not shown.
E.2 Connector List
Number Connector Function
SWJ1 Bendix MS3102A-28-18S IU1 Power
WJ2 " " IU2 Power
WJ3 " " IU3 Power
WJ4 ITT Canon DE-9S PIU Power
WJ5 Amphenol 160-2 Input from 28VDC Supply
WJ6 Jones S304CCT 115V 60Hz to 28VDC Supply
WJ7 Hubbell 3434NCL 115V 400Hz Prime Power
WJ8 Amphenol 160-5 115V 60Hz Prime Power
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